



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/812,668	03/20/2001	Yasuhiro Koizumi	19036/37209	2502

4743 7590 05/05/2004

MARSHALL, GERSTEIN & BORUN LLP
6300 SEARS TOWER
233 S. WACKER DRIVE
CHICAGO, IL 60606

EXAMINER

HASSANZADEH, PARVIZ


ART UNIT

PAPER NUMBER

1763

DATE MAILED: 05/05/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary	Application No. 09/812,668	Applicant(s) KOIZUMI ET AL. 	
	Examiner Parviz Hassanzadeh	Art Unit 1763	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 22 March 2004.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-16 and 18-22 is/are pending in the application.
- 4a) Of the above claim(s) 6,7,9-11,13-16 and 18-20 is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-5,8,12,21 and 22 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 07 August 2003 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
- 11) ☐ The proposed drawing correction filed on _____ is: a) ☐ approved b) ☐ disapproved by the Examiner.
If approved, corrected drawings are required in reply to this Office action.
- 12) ☐ The oath or declaration is objected to by the Examiner.

Priority under 35 U.S.C. §§ 119 and 120

- 13) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
a) ☒ All b) ☐ Some * c) ☐ None of:
1. ☒ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- * See the attached detailed Office action for a list of the certified copies not received.
- 14) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).
a) ☐ The translation of the foreign language provisional application has been received.
- 15) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.

Attachment(s)

- | | |
|--|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413) Paper No(s). _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449) Paper No(s) _____ | 6) <input type="checkbox"/> Other: _____ |

Art Unit: 1763

DETAILED ACTION

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

Claims 1-5, 8, 12, 21 and 22 are rejected under 35 U.S.C. 103(a) as being unpatentable over the admitted prior art (Fig. 4, pages 1-3) in view of Gorin (US Patent No. 4,464,223).

The admitted prior art (Fig. 4) teaches a conventional ion plating apparatus 60 comprising:

- a vacuum chamber 61;
- a substrate holder 62 for holding a substrate 65; and
- a power supply unit including an RF power supply 66 coupled to the target 62 for generating a plasma, and a DC bias power supply 67 for applying a negative bias voltage on the substrate holder 62.

Art Unit: 1763

The admitted prior art fails to teach the bias power supply having a pulse bias component corresponding to a pulse output having a positive value for a predetermined time, with a cycle set in a range of 1KHz to 1GHz.

Gorin teaches a plasma processing apparatus (Fig. 2) including a bias supply unit comprising a DC power supply 42 and an RF power source 36 wherein the DC and the AC voltage are simultaneously applied to a substrate holder 14, wherein the RF AC power supply 36 outputs a frequency of 100 kHz. The amount of the RF power source 36 directly affect the etch rate (rate of ions reaching the substrate) and the DC power source allows the amount of DC biasing by plasma to be changed independently of the pressure or power (column 2, line 6 through column 3, line 16).

Therefore it would have been obvious to one of ordinary skill in the art at the time of the invention to implement the bias mechanism as taught by Gorin in the apparatus of the admitted prior art in order to enhance attraction of plasma species toward the substrate.

Further regarding claims 1, 2, 3 (the ratio of the predetermined time of the pulse bias to the cycle of the bias voltage): the AC/DC power of the biasing mechanism of Gorin is capable of being adjusted to a desire value.

Further regarding claims 3, 4 (the pulse bias being a square wave pulse): the AC and square wave generators are considered as art recognized equivalent for the same purpose of generating a time-varying (pulsing) voltage. See MPEP 2144.06, Art Recognized Equivalent for the Same Purpose, Substituting Equivalents Known for the Same Purpose (*in re Fout*, 675 F.2d 297, 213 USPQ 532 (CCPA 1982)).

Art Unit: 1763

Further regarding claims 8, 12 (low pass filter and band pass filter): the use of filters between the plasma power source and the bias power source is considered a well known feature in the art and the employment of such filters would have been obvious to one of ordinary skill in the art for the purpose of eliminating the output from one source reaching and interfering with the other source.

Claims 1-5, 8, 12, 21 and 22 are rejected under 35 U.S.C. 103(a) as being unpatentable over the admitted prior art (Fig. 4, pages 1-3) in view of Okano et al (JP 56-81678 A) and Gorin (US Patent No. 4,464,223).

The admitted prior art (Fig. 4) teaches a conventional ion plating apparatus 60 comprising:

- a vacuum chamber 61;
- a substrate holder 62 for holding a substrate 65; and
- a power supply unit including an RF power supply 66 coupled to the target 62 for generating a plasma, and a DC bias power supply 67 for applying a negative bias voltage on the substrate holder 62.

The admitted prior art fails to teach the bias power supply having a pulse bias component corresponding to a pulse output having a positive value for a predetermined time, with a cycle set in a range of 1KHz to 1GHz.

Okano et al teach a plasma processing apparatus (Fig. 5) including a bias supply unit comprising a DC power source 35 and an RF power source 33 wherein the DC voltage is adjusted by the superimposed AC voltage on the substrate holder 25 (Abstract).

Art Unit: 1763

Therefore it would have been obvious to one of ordinary skill in the art at the time of the invention to implement the adjustable bias mechanism as taught by Okano et al in the apparatus of the admitted prior art in order to adjust and thus control the bias voltage applied to the substrate holder.

The admitted prior art in view of Okano et al fail to teach the bias power supply having a pulse bias component corresponding to a pulse output having a positive value for a predetermined time, with a cycle set in a range of 1KHz to 1GHz.

Gorin teaches a plasma processing apparatus (Fig. 2) including a bias supply unit comprising a DC power supply 42 and an RF power source 36 wherein the DC and the AC voltage are simultaneously applied to a substrate holder 14, wherein the RF AC power supply 36 outputs a frequency of 100 kHz. The amount of the RF power source 36 directly affect the etch rate (rate of ions reaching the substrate) and the DC power source allows the amount of DC biasing by plasma to be changed independently of the pressure or power (column 2, line 6 through column 3, line 16).

Therefore it would have been obvious to one of ordinary skill in the art at the time of the invention to use the AC power source 36 as taught by Gorin in the apparatus of the admitted prior art in view of Okano et al as an art recognized equivalent for the same purpose of providing an RF AC source to a bias wafer support.

Further regarding claims 1, 2, 3 (the ratio of the predetermined time of the pulse bias to the cycle of the bias voltage): the ratio of the predetermined time can be controlled by changing the frequency of the AC power source.

Art Unit: 1763

Further regarding claims 3, 4 (the pulse bias being a square wave pulse): the AC and square wave generators are considered as art recognized equivalent for the same purpose of generating a time-varying (pulsing) voltage. See MPEP 2144.06, Art Recognized Equivalent for the Same Purpose, Substituting Equivalents Known for the Same Purpose (*in re Fout*, 675 F.2d 297, 213 USPQ 532 (CCPA 1982)).

Further regarding claims 8, 12 (low pass filter and band pass filter): the use of filters between the plasma power source and the bias power source is considered a well known feature in the art and the employment of such filters would have been obvious to one of ordinary skill in the art for the purpose of eliminating the output from one source reaching and interfering with the other source.

Claims 1-5, 8, 12, 21 and 22 are rejected under 35 U.S.C. 103(a) as being unpatentable over the admitted prior art (Fig. 4, pages 1-3) in view of White (US Patent No. 4,039,416).

The admitted prior art (Fig. 4) teaches a conventional ion plating apparatus 60 comprising:

a vacuum chamber 61;

a substrate holder 62 for holding a substrate 65; and

a power supply unit including an RF power supply 66 coupled to the target 62 for generating a plasma, and a DC bias power supply 67 for applying a negative bias voltage on the substrate holder 62.

The admitted prior art fails to teach the bias power supply having a pulse bias component corresponding to a pulse output having a positive value for a predetermined time, with a cycle set in a range of 1KHz to 1GHz.

White teaches a plasma processing apparatus (Fig. 2) including a bias supply unit comprising a DC power source 33 and an RF power source 30 wherein the DC voltage is adjusted by the superimposed AC voltage on the substrate 31, wherein the DC supply provides a negative bias to the substrate and the RF supply can be operated at a frequency of 13.5 MHz and may be adjusted for a different application (column 2, lines 50-67).

Therefore it would have been obvious to one of ordinary skill in the art at the time of the invention to implement the adjustable bias mechanism as taught by White in the apparatus of the admitted prior art in order to adjust and thus control the bias voltage applied to the substrate holder.

Further regarding claims 1, 2, 3 (the ratio of the predetermined time of the pulse bias to the cycle of the bias voltage): the ratio of the predetermined time can be controlled by changing the frequency of the AC power source.

Further regarding claims 3, 4 (the pulse bias being a square wave pulse): the AC and square wave generators are considered as art recognized equivalent for the same purpose of generating a time-varying (pulsing) voltage. See MPEP 2144.06, Art Recognized Equivalent for the Same Purpose, Substituting Equivalents Known for the Same Purpose (*in re Fout*, 675 F.2d 297, 213 USPQ 532 (CCPA 1982)).

Further regarding claims 8, 12 (low pass filter and band pass filter): the use of filters between the plasma power source and the bias power source is considered a well known feature

Art Unit: 1763

in the art and the employment of such filters would have been obvious to one of ordinary skill in the art for the purpose of eliminating the output from one source reaching and interfering with the other source.

Claims 1-5, 8, 12, 21 and 22 are rejected under 35 U.S.C. 103(a) as being unpatentable over the admitted prior art (Fig. 4, pages 1-3) in view of Yao et al (US Patent No. 6,051,114).

The admitted prior art (Fig. 4) teaches a conventional ion plating apparatus 60 comprising:

- a vacuum chamber 61;

- a substrate holder 62 for holding a substrate 65; and

- a power supply unit including an RF power supply 66 coupled to the target 62 for generating a plasma, and a DC bias power supply 67 for applying a negative bias voltage on the substrate holder 62.

The admitted prior art fails to teach the bias power supply having a pulse bias component corresponding to a pulse output having a positive value for a predetermined time, with a cycle set in a range of 1KHz to 1GHz.

Yao et al teach a plasma processing apparatus (Fig. 1) including a pulsed DC power supply 48 providing a pulsed negative potential to a substrate holder 20 for alternatively accelerating the deposition flux toward the substrate or discharges the positive charges built up on the substrate. The pulsed DC bias method uses a pulsed voltage waveform to provide a nearly constant voltage to a substrate surface which provides uniform ion acceleration. The ion energy at the substrate surface is interrupted briefly when the pulsed DC waveform cycles to a slightly

Art Unit: 1763

positive voltage as shown in Fig. 2 to remove charges building at the substrate surface. (column 4, lines 7-45) the frequency of the bias source may be selected at 30.5 MHz (column 9, lines 40-62).

Therefore it would have been obvious to one of ordinary skill in the art at the time of the invention to implement the pulsed DC bias mechanism as taught by Yao et al in the apparatus of the admitted prior art in order to alternatively accelerate deposition ions toward the substrate or discharge positive charges built up on the substrate.

Further regarding claims 1, 2, 3 (the ratio of the predetermined time of the pulse bias to the cycle of the bias voltage): the ratio of the predetermined time can be controlled by changing the frequency of the AC power source.

Further regarding claims 3, 4 (the pulse bias being a square wave pulse): the AC and square wave generators are considered as art recognized equivalent for the same purpose of generating a time-varying (pulsing) voltage. See MPEP 2144.06, Art Recognized Equivalent for the Same Purpose, Substituting Equivalents Known for the Same Purpose (*in re Fout*, 675 F.2d 297, 213 USPQ 532 (CCPA 1982)).

Further regarding claims 8, 12 (low pass filter and band pass filter): the use of filters between the plasma power source and the bias power source is considered a well known feature in the art and the employment of such filters would have been obvious to one of ordinary skill in the art for the purpose of eliminating the output from one source reaching and interfering with the other source.

Art Unit: 1763

Claims 1-5, 8, 12, 21 and 22 are rejected under 35 U.S.C. 103(a) as being unpatentable over the admitted prior art (Fig. 4, pages 1-3) in view of Kofuji et al (US Patent No. 6,231,777 B1).

The admitted prior art (Fig. 4) teaches a conventional ion plating apparatus 60 comprising:

- a vacuum chamber 61;
- a substrate holder 62 for holding a substrate 65; and
- a power supply unit including an RF power supply 66 coupled to the target 62 for generating a plasma, and a DC bias power supply 67 for applying a negative bias voltage on the substrate holder 62.

The admitted prior art fails to teach the bias power supply having a pulse bias component corresponding to a pulse output having a positive value for a predetermined time, with a cycle set in a range of 1KHz to 1GHz.

Kofuji et al teach a plasma processing apparatus (Fig. 33) wherein a pulsed bias potential is applied to a substrate support in order to suppress charge build-up on the substrate, wherein the pulse voltage duty ratio may be selected to be 5% or below and repetition frequency being 400 KHz or above (abstract). The embodiment shown in Fig. 22 includes a pulsed voltage source 17 and a constant negative voltage source 25 and an amplifier 26 providing a pulsed biased potential as shown in Fig. 24 consisting of positive and negative potential cycles (column 7, line 14 through column 8, line 26).

Therefore it would have been obvious to one of ordinary skill in the art at the time of the invention to implement the pulsed DC bias mechanism as taught by Kofuji et al in the apparatus

Art Unit: 1763

of the admitted prior art in order to accelerate ions toward the substrate as well as to suppress positive charges built up on the substrate.

Further regarding claims 1, 2, 3 (the ratio of the predetermined time of the pulse bias to the cycle of the bias voltage): the ratio of the predetermined time can be controlled by changing the frequency of the AC power source.

Further regarding claims 3, 4 (the pulse bias being a square wave pulse): the AC and square wave generators are considered as art recognized equivalent for the same purpose of generating a time-varying (pulsing) voltage. See MPEP 2144.06, Art Recognized Equivalent for the Same Purpose, Substituting Equivalents Known for the Same Purpose (*in re Fout*, 675 F.2d 297, 213 USPQ 532 (CCPA 1982)).

Further regarding claims 8, 12 (low pass filter and band pass filter): the use of filters between the plasma power source and the bias power source is considered a well known feature in the art and the employment of such filters would have been obvious to one of ordinary skill in the art for the purpose of eliminating the output from one source reaching and interfering with the other source.

Response to Arguments

Applicant's arguments filed 3/22/04 have been fully considered but they are not persuasive.

Applicants assert that the each of the newly amended independent claims 1 and 22 requires a controller controlling the ion plating device to perform a preliminary plasma forming process with the bias voltage output with a cycle set in the range of 1 kHz to 1 GHz, and to

Art Unit: 1763

perform a film forming process with the bias voltage output with a cycle set in a range of 1 MHz to 1 GHz. None of the cited references disclose or suggest an ion plating device having a controller and performing two processes as recited in claims 1 and 22.

The Examiner argues that there is an overlap between the first range and the second range of the frequency and as a result the claims are readable on an embodiment wherein the first frequency is that same as the second frequency such as being in the MHz region. Further, a plasma forming process can be a film forming process since the film forming material 63 as shown in Fig. 4 (admitted prior art) is exposed to plasma in both the plasma forming process and the film forming process, that is, claim does not distinguish as how the plasma forming process is different from the film forming process.

Conclusion

THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than **SIX MONTHS** from the mailing date of this final action.

Art Unit: 1763

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Sakamoto et al (JP 58-1000672) teach a plasma processing apparatus including an AC/DC superimposed power source for applying a pulsed bias voltage on a substrate holder 7 by an RF power source 11 and a DC power source 13 (Fig. 2);

Goring et al (US Patent No. 4,464,223) teach a plasma reactor including a bias power unit including an RF power source 36 and a DC power source 42 (Fig. 2);

Martin et al (US Patent No. 6,033,587) teach a plasma reactor including a bias system including an AC voltage superimposed on a DC current (Fig. 1);

Tomoyasu et al (US Patent No. 6,264,788 B1) teach a plasma reactor including RF power sources 151 and 141 coupled to a common electrode 21, and being separated from each other via a capacitor 100 and low pas filter 144 (Fig. 6);

Tamura et al (US Patent No. 5,906,684) teach a plasma reactor including a variable DC power source 13 and an RF power source 12 coupled to a substrate holder 47 (Fig. 10);

Kaji et al (US Patent No. 5,290,993) teach a reactor including a bias power supply unit having a an RF 16 and a DC 18 power source (Fig. 1); and

Roderick et al (US Patent No. 6,074,488) teach a plasma reactor including an AC/DC unit coupled to a substrate support.


Suzuki (US Patent No. 5,777,438), Shao et al (US Patent No. 5,654,043), Ise et al (US Patent No. 6,218,196 B1), Fujiwara et al (US Patent No. 5,435,886), Wendt et al (US Patent No. 6,201,208 B1) and kubota et al (JP 11-224796 A) teach a pulsed bias voltage source coupled to a substrate support.

Art Unit: 1763

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Parviz Hassanzadeh whose telephone number is (571)272-1435. The examiner can normally be reached on Tuesday-Friday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Gregory Mills can be reached on (571)272-1439. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).


Parviz Hassanzadeh
Primary Examiner
Art Unit 1763

May 3, 2004